

L Number	Hits	Search Text	DB	Time stamp
1	0	437/217.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:28
2	1204	174/52.2.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:29
3	0	174/52.2.ccls. and "PEM"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:29
4	139	174/52.2.ccls. and "IC"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:36
5	7	("5122858" "5205288" "5367196" "5378924" "5608267" "5905299" "5942234").PN.	USPAT	2002/04/25 11:33
6	0	174/52.2.ccls. and "IC" and grinding same lead and top	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:37
7	0	174/52.2.ccls. and "IC" and grinding same lead	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:38
8	6	174/52.2.ccls. and "IC" and grinding	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:43
9	6	29/827.ccls. and "IC" and grinding	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:53
10	6	("3444309" "3629672" "3689683" "3729573" "3767839" "3839660").PN.	USPAT	2002/04/25 11:45
11	9	29/\$.ccls. and (IC or integrate adj circuit) and encapsulating and grinding	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 12:27


12	67	("3436604" "3614546" "3713893" "3727064" "3739462" "3925801" "4103318" "4158745" "4241493" "4288841" "4321418" "4331258" "4437235" "4451973" "4521828" "4525921" "4630172" "4633573" "4680617" "4684975" "4722060" "4733461" "4763188" "4796078" "4821148" "4823234" "4829403" "4833568" "4839717" "4855868" "4862245" "4862249" "4878106" "4884237" "4891789" "4948645" "4953005" "4953060" "4994411" "4997517" "5001545" "5014113" "5016138" "5041015" "5049527" "5057906" "5065277" "5086018" "5099393" "5108553" "5138434" "5151559" "5159434" "5214845" "5221642" "5223739" "5236117" "5243133" "5273940" "5279029" "5307929" "5367766" "5369056" "5369058" "5371866" "5377077" "5420751").PN.	USPAT	2002/04/25 12:07
13	7	("4432131" "4530152" "4635356" "4999319" "5001075" "5081067" "5155068").PN.	USPAT	2002/04/25 12:09
14	6	("4642716" "4707725" "4763407" "4827328" "5065281" "5097317").PN.	USPAT	2002/04/25 12:26
15	0	357/\$.ccls. and (IC or integrate adj circuit) and encapsulating and grinding	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 12:27
16	8	174/\$.ccls. and (IC or integrate adj circuit) and encapsulating and grinding	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 12:30
17	21	438/\$.ccls. and (IC or integrate adj circuit) and encapsulating and grinding	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 12:58
18	126	(IC or integrate adj circuit) and encapsulating and grinding	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 13:09
-	2	microcircuit and stacking and encapsulating and 174/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:12

-	8	("5151769" "5255431" "5345205" "5359496" "5434751" "5745984" "5801438" "5866952").PN.	USPAT	2002/04/25 10:07
-	14	("3660726" "4633573" "4788382" "4814943" "4866501" "4880684" "4952286" "4970574" "5023205" "5048179" "5068708" "5072263" "5144747" "5200810").PN.	USPAT	2002/04/25 10:09
-	8	("4783695" "5108825" "5169678" "5255431" "5353498" "5388328" "5546654" "5564181").PN.	USPAT	2002/04/25 10:11
-	0	"IC" and microcircuit and stacking and encapsulating and 29/\$.ccis.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:13
-	0	microcircuit adj layer and stacking and bonding adj pad and leads	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:14
-	0	microcircuit adj layer and stacking and bonding adj pad and leads	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:14
-	0	microcircuit adj layer and stacking	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:15
-	111	microcircuit and stacking	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:36

-	78	("Re35064" "2926340" "3436819" "3465435" "3516156" "3617817" "3770529" "3775844" "3867759" "3999004" "4030190" "4109377" "4152988" "4237606" "4258468" "4322778" "4443278" "4546065" "4567062" "4683653" "4685210" "4702785" "4706162" "4721831" "4734818" "4736521" "4772346" "4860165" "4867935" "4916260" "4933045" "4935844" "4954313" "4970106" "4972253" "5006923" "5011725" "5065284" "5073840" "5080966" "5087413" "5118643" "5142775" "5182632" "5216207" "5242713" "5254191" "5271887" "5276455" "5280414" "5282312" "5283104" "5284548" "5293025" "5300735" "5316985" "5329695" "5337466" "5349743" "5371654" "5396034" "5403420" "5450290" "5473194" "5480048" "5499442" "5543661" "5545429" "5570504" "5583321" "5590460" "5591941" "5604673" "5615477" "5619791" "5640049" "5710071" "5717249").PN.	USPAT	2002/04/25 10:17
-	19	("3953566" "4360562" "4482516" "4705762" "4915981" "4963697" "4985296" "4992318" "5108843" "5294477" "5545473" "5571608" "5778523" "5868887" "5919329" "5970319" "5983974" "5988488" "6015722").PN.	USPAT	2002/04/25 10:22
-	7	("3953566" "4482516" "4705762" "4985296" "5545473" "5831833" "5926696").PN.	USPAT	2002/04/25 10:23
-	8	("4225900" "4320438" "4539622" "4551746" "5239448" "5280414" "5371654" "5435733").PN.	USPAT	2002/04/25 10:28
-	0	microcircuit and "IC" and bond near pad and conducive adj member and 29/\$.ccis.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:25

L Number	Hits	Search Text	DB	Time stamp
1	2	microcircuit and stacking and encapsulating and 174/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:12
2	8	("5151769" "5255431" "5345205" "5359496" "5434751" "5745984" "5801438" "5866952").PN.	USPAT	2002/04/25 10:07
3	14	("3660726" "4633573" "4788382" "4814943" "4866501" "4880684" "4952286" "4970574" "5023205" "5048179" "5068708" "5072263" "5144747" "5200810").PN.	USPAT	2002/04/25 10:09
4	8	("4783695" "5108825" "5169678" "5255431" "5353498" "5388328" "5546654" "5564181").PN.	USPAT	2002/04/25 10:11
5	0	"IC" and microcircuit and stacking and encapsulating and 29/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:13
6	0	microcircuit adj layer and stacking and bonding adj pad and leads	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:14
7	0	microcircuit adj layer and stacking and bonding adj pad and leads	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:14
8	0	microcircuit adj layer and stacking	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:15
9	111	microcircuit and stacking	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 10:36

10	78	("Re35064" "2926340" "3436819" "3465435" "3516156" "3617817" "3770529" "3775844" "3867759" "3999004" "4030190" "4109377" "4152988" "4237606" "4258468" "4322778" "4443278" "4546065" "4567062" "4683653" "4685210" "4702785" "4706162" "4721831" "4734818" "4736521" "4772346" "4860165" "4867935" "4916260" "4933045" "4935844" "4954313" "4970106" "4972253" "5006923" "5011725" "5065284" "5073840" "5080966" "5087413" "5118643" "5142775" "5182632" "5216207" "5242713" "5254191" "5271887" "5276455" "5280414" "5282312" "5283104" "5284548" "5293025" "5300735" "5316985" "5329695" "5337466" "5349743" "5371654" "5396034" "5403420" "5450290" "5473194" "5480048" "5499442" "5543661" "5545429" "5570504" "5583321" "5590460" "5591941" "5604673" "5615477" "5619791" "5640049" "5710071" "5717249").PN.	USPAT	2002/04/25 10:17
11	19	("3953566" "4360562" "4482516" "4705762" "4915981" "4963697" "4985296" "4992318" "5108843" "5294477" "5545473" "5571608" "5778523" "5868887" "5919329" "5970319" "5983974" "5988488" "6015722").PN.	USPAT	2002/04/25 10:22
12	7	("3953566" "4482516" "4705762" "4985296" "5545473" "5831833" "5926696").PN.	USPAT	2002/04/25 10:23
13	8	("4225900" "4320438" "4539622" "4551746" "5239448" "5280414" "5371654" "5435733").PN.	USPAT	2002/04/25 10:28
14	0	microcircuit and "IC" and bond near pad and conducive adj member and 29/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/04/25 11:05

*Fig. 24*

DOCUMENT-IDENTIFIER: US 4933744 A
TITLE: Resin encapsulated electronic devices

----- KWIC -----

BSPR:

This invention relates to resin encapsulated electronic devices including, for example, semiconductor devices such as diodes, transistors, IC, LSI, etc., and other electronic devices including resistors, capacitors, etc., and more particularly the invention relates to improved resin encapsulated electronic devices.

BSPR:

On the other hand, efforts are being made for achieving higher density and greater scale of elements for enhancing the integration capacity of semiconductor devices such as IC and LSI while, conversely, there is seen an increasing tendency toward miniaturization of the package. However, in the case of electronic devices comprising large-sized elements encapsulated with a conventional resin, cracks tend to develop in the element surface. This tendency is boosted if the package is thinned, and finally cracks are formed even in the encapsulation resin layer. Similar trend toward larger size of the semiconductor elements is seen in such electronic devices as transistors and thyristors with improvement of high voltage resistance, and the same problem of cracks is encountered in these devices, too. Thus, the conventional electronic devices having large-sized elements encapsulated with resin had a problem of poor reliability.

DEPR:

The electronic devices to be resin encapsulated according

to this invention
also include resistors, capacitors and the like.
Typically, they are the
semi-conductor elements such as diodes, transistors, IC
(integrated circuits)
and LSI (large-scale integrated circuits). Particularly
when such elements
measure, for example, about 0.5 mm in thickness and more
than 2 mm in the
maximum length, that is, when the maximum lateral length is
four times or more
as large as the thickness, the effect of this invention is
most appreciated.
If the maximum length of the element is less than 2 mm,
cracking of the element
presents no specific problem but on the other hand such
element proves
incapable of enhancing the integration capacity of IC or
LSI or meeting the
requirement for high voltage resistance of transistors or
thyristors. The
"maximum length" of the element means the diameter when the
major surface
(so-called flat plane) of the element is circular, the
longer diameter when the
major surface (so-called flat plane) of the element is
oval, the length of the
longest diagonal when the major surface (so-called flat
plane) of the element
is polygonal, and one side of the longest length when the
major surface
(so-called flat plane) of the element is square or
rectangular.

DEPR:

As described above, the present invention can minimize the
stress given by the
encapsulating resin and is therefore advantageously
applicable to the
electronic devices in which the stress is localized due to
a so-called flat or
plate-like configuration of the elements and which have
poor mechanical
strength. Examples of such electronic devices are the
large-size IC or LSI in
which the maximum length of the elements is over 2 mm, or
the electronic
devices manufactured by using the ceramic substrate

thick-film techniques.
Particularly in power IC (high voltage resistant IC) or an electronic device made by using the ceramic substrate thick-film techniques, in case one side alone of the element is encapsulated with the resin composition of this invention for enhancing the heat dissipation efficiency, it is possible to prevent warp of the heat radiating plates and ceramic substrate by dint of said encapsulating resin and to also prevent break of the element due to such warp. Further, in the case of a device which includes, for example, ferrite core where the magnetic force may be varied by the stress, application of the resin encapsulation according to this invention can diminish the stress to prevent otherwise possible change of magnetic force in the ferrite core. The present invention also finds a very effective application to the devices wherein the form after encapsulated with the resin has a so-called flat or plate-like configuration as seen such as LSI, where the elements are most likely to suffer damage by stress.

DEPR:

In the drawings, reference numeral 1 designates a flat-shaped semiconductor element having a p-n junction and made of silicon, germanium or the like material, such as an IC, LSI, transistor or thyristor, said element measuring 0.1-1 mm in thickness and 2 mm or more in length of one side. Numeral 2 indicates an internal fine connector wire connecting the semiconductor element 1 and the outer lead 4, said wire being made of Au, Al or the like material. Numeral 3 is a metallic conductor which is a sort of internal connecting conductor fabricated by baking a Pd-Ag conductor on an Al.sub.2 O.sub.3 insulating plate 5 with a vitreous material. The outer lead 4 may be formed

from Cu or "Kovar" a registered trademark of Westinghouse Electric Corporation for a Fe-based alloy.

DEPR:

Numeral 4A and 4B each denotes a Cu foil which is a kind of conductor. In the case of the Cu foil 4B, it is formed on an insulating film 8 made of polyimide, polyester or the like material or on the Al.sub.2 O.sub.3 insulating plate 5. Instead of the Al.sub.2 O.sub.3 insulating plate 5, there may be used a metallic sheet whose surface has been subjected to an oxidation treatment or resin coating. The Cu foil 4A is effective for heat dissipation. Also in the drawings, numeral 6 refers to a resin for encapsulating the semiconductor element 1, and in this invention, the rubber-like particles are dispersed in this encapsulating resin 6. As a modification, only the portion close to the semiconductor element 1 may be encapsulated with a resin having the rubber-like particles dispersed therein, with the portion indicated by 6A in the drawing being encapsulated with a different resin. It is of course possible to use the same resin composition for the portions indicated by 6 and 6A in the drawing. Numeral 7 denotes an insulator case made from epoxy resin, polyphenylene sulfide or other like material. 2A indicates metal balls or solder. FIG. 11 shows a sectional view of a hybrid IC, wherein numeral 9 refers to a capacitor and numeral 10 a resistor.

DEPR:

The molding conditions were 180.degree. C. and 3 minutes, and the molding operation was followed by post curing at 150.degree. C. for 15 hours. The heat cycle test was conducted on the MOS type IC elements of FIG. 3 (10 specimens for each group) made from each said molding composition under the

same conditions as in the composite acceleration test of Example 1. The clamping stress measuring test was conducted by using a steel-made cylinder having an outer diameter of 10 mm and a thickness of 0.3 mm, with the inner diameter of the outer mold being 50 mm, under the same conditions as in the aforesaid stress determination test.

DEPR:

The above ingredients (1) to (5) were mixed in a vacuum mixing and grinding machine for 20 minutes, and after addign another ingredient (6), they were further mixed up for 5 minutes. Then the composition was potted into a 5 mm.times.5 mm MOS type LSI silicone element shown in FIG. 1 in the same manner as Example 1 and then cured at 80.degree. C. for 15 hours and at 180.degree. C. for additional 15 hours to obtain a resin encapsulated semiconductor device. The rubber particles had a particle size of 2-5 .mu.m and the rubber content was approximately 12% by volume.

CCXR:

174/52.2